We report the demonstration of a TCAD simulator with a nonlocal algorithm for simulating band-to-band tunneling (BTBT) in a heterostructure tunneling field-effect transistor (TFET). A heterostructure TFET (Ge-source Si TFET) with steep subthreshold swing S (~10 mV/decade) and high I on /I off ratio is investigated and compared with a Ge TFET. The effect of Ge/Si heterojunction position on device performance is also studied.
Introduction
The tunneling field-effect transistor (TFET) is a promising device option for possible CMOS replacement. It realizes a steep sub-threshold swing S of less than 60 mV/decade at room temperature so that a high I on /I off ratio can be achieved at low supply voltage V DD . This enables further V DD scaling and reduction in power consumption [1] - [2] . Good TFET design relies on accurate modeling of band-to-band tunneling (BTBT) current, which is an important determinant of its performance. The Kane's model for calculation of BTBT is widely adopted in TCAD simulators [1] . However, this gives limited accuracy in BTBT simulation, especially for heterostructure TFETs. When used in a local model [ Fig. 1(a) ], generated electron and hole pairs calculated from the generation rate G BTBT are placed locally, which is physically incorrect. There are also issues in its implementation in a non-local model [ Fig. 1(b) ]. Difficulties also arise in simulating tunneling across a heterojunction where parameters like bandgap E g at the start and end points of the tunneling path are different.
In this work, we report the demonstration of a TCAD simulator having a non-local algorithm for enabling physics-based BTBT simulation across a heterojunction. Using this simulator, the performance of heterostructure TFET with Ge source, Si channel and drain (Ge-source Si TFET) was studied. Dependence of TFET performance on Ge-Si heterojunction position was also studied.
Proposed Simulator and Device Structure
The simulator used in this work introduces a novel non-local algorithm for accurate calculation of the BTBT current across a heterojunction. The simulator captures the essential physics of multi-dimensional tunneling, and is capable of automatically identifying physical tunneling paths in a 2D device structure [4] . A simplified flow chart for this algorithm is summarized in Fig. 2 .
The simulator derives the tunneling probability and tunneling current along each path using WKB approximation [5] , where each tunneling segment is computed using the local parameters within the respective mesh grids [ Fig. 3(a) ]. Physics-based modeling contributes to accuracy in BTBT current calculation. To search for the tunneling path, the simulator finds the entire conduction band E C front and valence band E V front which are the boundaries of the forbidden region, and the device is discretized in energy scale. Tunneling happens within a small energy range ΔE around E [ Fig.  3(b) ], the forbidden region between E C and E V front is divided into many narrow strips and the tunneling path is generated in each non-overlapping single strip. Fig. 4 demonstrates the simulated tunneling path across heterojunction found by the simulator for a small energy step ΔE. Finally, the total tunneling current is obtained by integration over all energies levels E.
The heterostructure double-gate n-channel TFET simulated here is shown in Fig. 5(a) , where the source material is Ge, while Si is used in both channel and drain. Fig. 5(b) shows the contour of the simulated G BTBT for this TFET device. BTBT occurs very near to the surface.
Simulation Results and Discussion
The performance of Ge-source Si TFET and all-Ge TFET is compared as shown in Fig. 6 . The two devices have the same physical parameters or geometry. Compared to Ge TFET, the heterostructure TFET has better performance. It achieves a lower off-state leakage current I off (~3×10 -11 mA/µm), higher on-state drain current I on (~0.3 mA/µm), much steeper S (~10 mV/decade) and a smaller threshold voltage V T (~0.2 V). In TFET operation, tunneling barrier width ω T is a critical parameter that determines the rate of electron tunneling through the barrier. From the simulated energy band diagram in the off-state [ Fig. 7(a) ], a wider ω T at the channel-drain junction of Ge-source Si TFET suppresses the drain side tunneling due to the large E g of Si (as compared to Ge), which results in a lower I off . In the on-state [ Fig. 7(b) ], the heterojunction at source side contributes a narrower ω T (~2.3 nm) compared to that of Ge TFET (~4.2 nm) under the same V GS (~0.6 V), which gives rise to a higher I on . The V T is defined as the gate voltage at I on of 10 -4 mA/µm in this work. With the same gate workfunction Φ M (4 eV) and channel doping, the large E g of Si in heterostructure TFET results in a more negative V FB and thus a smaller V T .
To further investigate the behavior of Ge-source Si TFET, the position of Ge/Si heterojunction is varied while the source/drain dopant profile remains the same (Fig. 5) . The I D -V G plot [ Fig. 8(a) ] shows that the device has the best performance when the overlap of Ge-source under gate L ov = 0 nm, and the performance degrades when L ov changes either from 0 nm to 5 nm or to -5nm. As the GeSi heterojunction is shifted into the channel (L ov > 0), the device behaves more like a Ge TFET and the energy band diagrams in Fig.  8(b) reveal that the tunneling region remains in Ge. Similarly, as the Ge/Si heterojunction is moved away from the gate edge (L ov < 0), the ω T at source side becomes even larger since it becomes more like a Si TFET.
Conclusion
A TCAD simulator with a non-local algorithm for calculation of BTBT across a heterojunction was developed. Based on this simulator, the I-V characteristics of Ge-source Si-channel TFET was investigated. Good device characteristics was obtained, showing a steep S (~10 mV/decade). The device shows superior performance over an all-Ge TFET.
Moving the Ge/Si heterojunction position under the gate changes the device behavior towards a Ge TFET, while moving the Ge/Si heterojunction away from the gate makes it more like a Si TFET. The simulator can also be used to design TFETs with novel source heterostructures. 
